DeepliteRT: Computer Vision at the Edge

Saad Ashfaq
saad@deeplite.ai

Alexander Hoffman
alexander.hoffman@deeplite.ai

Saptarshi Mitra
saptarshi@deeplite.ai

Sudhakar Sah
sudhakar@deeplite.ai

MohammadHossein AskariHemmat
mohammad@deeplite.ai

Ehsan Saboori
ehsan@deeplite.ai

Deeplite Inc.
Toronto, Canada

Abstract

The proliferation of edge devices has unlocked unprecedented opportunities for deep learning model deployment in computer vision applications. However, these complex models require considerable power, memory and compute resources that are typically not available on edge platforms. Ultra low-bit quantization presents an attractive solution to this problem by scaling down the model weights and activations from 32-bit to less than 8-bit. We implement highly optimized ultra low-bit convolution operators for ARM-based targets that outperform existing methods by up to 4.34\times. Our operator is implemented within Deeplite Runtime (DeepliteRT), an end-to-end solution for the compilation, tuning, and inference of ultra low-bit models on ARM devices. Compiler passes in DeepliteRT automatically convert a fake-quantized model in full precision to a compact ultra low-bit representation, easing the process of quantized model deployment on commodity hardware. We analyze the performance of DeepliteRT on classification and detection models against optimized 32-bit floating-point, 8-bit integer, and 2-bit baselines, achieving significant speedups of up to 2.20\times, 2.33\times and 2.17\times, respectively.

1 Introduction

Deep learning models for computer vision are being extensively deployed in various domains and industries due to substantial improvements in the accuracy of deep convolutional neural networks (CNNs). CNN architectures including VGG [28], ResNet [18], Inception [29], DenseNet [20] and YOLO [27] have demonstrated exceptional performance on image classification and object detection tasks. The widespread adoption of deep learning solutions in computer vision has also coincided with the growth of edge computing [33], promising the potential of bringing machine learning to low-power edge devices. However, the enhancements in CNN model accuracy have come at the expense of increased model complexity.

© 2023. The copyright of this document resides with its authors.
It may be distributed unchanged freely in print or electronic forms.
leading to high power, compute, memory, and storage requirements, making such models highly impractical for most use cases on resource-constrained edge devices.

Several compression techniques \cite{1} \cite{4} \cite{19} have been explored to tackle this problem with the goal of decreasing model size while maintaining the baseline accuracy. Quantization is one such approach that realizes this goal by reducing the scale of model weights and activations from 32-bit floating-point (FP32) to lower precision representations. In addition to model compression, quantization also offers the benefits of fewer memory accesses, lower latency, and improved energy efficiency. 8-bit integer (INT8) has become the predominant bit-width for quantization and is widely supported in publicly available machine learning frameworks \cite{8} \cite{25} that perform quantization-aware training (QAT) and in open-source inference engines \cite{16} \cite{10} that execute the quantized models on commodity hardware. Recent advances have also been made in ultra low-bit quantization where the model weights and activations are quantized to less than 8 bits of precision. Using methods such as LSQ \cite{11}, a 2-bit quantized model can achieve a compression rate of up to $16 \times$ with an accuracy drop of less than a few percent relative to the FP32 baseline. Moreover, compute-intensive nodes in the network, including dense and convolution layers, can also utilize inexpensive bitwise operations to perform the dot products on extremely low-bit data. The significant compression and speedup resulting from ultra low-bit quantization make it a compelling choice for CNN deployment on edge devices.

Deep learning workloads on CPU architectures in commodity off-the-shelf edge devices generally utilize Single Instruction, Multiple Data (SIMD) hardware units to perform operations on multiple inputs in parallel. INT8 inference can be easily performed as 8-bit SIMD instructions are available in the instruction set architectures (ISAs) of mainstream CPUs. On the other hand, ultra low-precision models necessitate operations on sub-8-bit data requiring custom kernel implementations since SIMD execution is generally unsupported on less than 8 bits. Moreover, the weights and activations are "fake-quantized" during the forward and backward passes of QAT. This means that the input values are rounded to a discrete set of floating-point values and all computations are still performed in full-precision during the training phase. In the case of INT8 quantization, model weights and activations in FP32 can be easily cast to standard 8-bit integer when exporting the quantized model for inference. However, for ultra low-bit quantization, the conversion to extremely low-precision can not be performed at this stage due to lack of support for sub-8-bit data types on the target platform. Typically, the machine learning framework used for training inserts custom operators for quantized layers such as convolution during model export after QAT. The inference engine then needs to parse these custom operators when loading the model, lower them to the corresponding ultra low-bit kernels based on the quantized layer, and pack the fake-quantized inputs in ultra low-bit data structures. These modifications required in both the training and the inference paths make it extremely challenging to deploy ultra low-bit models on real commodity hardware.

To address these shortcomings in ultra low-bit pipelines, we introduce Deeplite Runtime (DeepliteRT), an end-to-end inference solution based on the TVM machine learning compiler stack \cite{1}, that offers state-of-the-art performance and framework-agnostic deployment of ultra low-bit models on ARM CPUs. We implement an ultra low-bit convolution operator that improves upon the performance of the TVM bit-serial kernel \cite{8} \cite{9} by up to $4.34 \times$. We provide 32-bit ARMv7 and 64-bit ARMv8 bit-serial kernels making ultra low-bit CNN inference possible on globally pervasive ARM-based edge devices. We define compiler passes to automatically convert standard convolution layers into ultra low-bit operators and to efficiently pack full-precision data into compact ultra low-bit representations. These passes
enable fake ultra low-bit quantized models trained with various ML frameworks to be executed on ARM CPUs without any additional changes in the training and inference paths. With support for mixed precision inference, layers in the network that are sensitive to quantization can be kept at higher precision (FP32, INT8, etc.) while insensitive layers can be reduced to ultra low-bit in order to minimize the accuracy drop resulting from quantizing all layers in the model. To summarize, this paper makes the following contributions:

- We implement high performance bit-serial convolution kernels that achieve a speedup of up to $4.34 \times$ over existing ultra low-bit methods on ARM-based platforms.

- We present DeepliteRT, a compiler and runtime package for ultra low-bit inference on ARM CPUs. DeepliteRT automates the process of converting fake-quantized convolution layers from different machine learning frameworks used for quantization-aware training into ultra low-bit convolution kernels. Quantized models can be exported with the weights and activations still in full-precision without the need for custom operator definitions as compiler passes in DeepliteRT can handle the necessary casting, layout transforms and operator conversions during compilation. DeepliteRT provides a framework-agnostic end-to-end solution for ultra low-bit CNN deployment on edge devices eliminating the need to modify any code in the inference or runtime path.

- We perform a comprehensive evaluation of DeepliteRT on classification and detection models for both ARMv7 and ARMv8 targets, achieving significant performance improvements of up to $2.20 \times$, $2.33 \times$ and $2.17 \times$ over highly optimized FP32, INT8 and ultra low-bit baselines, respectively.

### 2 Related Work

#### 2.1 Ultra Low-bit Quantization

Quantization methods can be broadly categorized into uniform and non-uniform as well as quantization-aware training (QAT) and post-training quantization (PTQ). Uniform quantization refers to the case where the floating-point weights are quantized to integer values with a linear scaling from the integer to floating-point domain. The benefit of these methods is that operations can be performed in the integer domain and quickly converted to the floating-point domain via multiplication of a scaling factor. Non-uniform quantization removes this restriction, allowing for more flexibility in the mapping from floating-point to integer data.

QAT quantizes weights and activations while training the model to better simulate the model’s performance after quantized deployment. PTQ methods train a full-precision model without regard for quantization, and then quantize the model with minimal access to the training dataset. State-of-the-art ultra low-bit quantization methods, shown in Table 1, make use of QAT to offset the loss of precision when reducing precision to less than 8 bits. LSQ
2.2 Ultra Low-bit Inference

Most previous works on sub-8-bit inference on CPU architectures utilize the bit-serial method \cite{[8] [9]} for dot product computation. Considering binary vectors with unipolar (unsigned) encoding where each input value is either 0 or 1, the bit-serial dot product is given by Eq. (1a). A bit-wise AND operation gives the element-wise product of the binary inputs and the pop-count operation, that counts the number of bits set to 1, performs the accumulation. The binary case can easily be extended to larger bit-widths by slicing the inputs into binary vectors and performing a summation of the bit-serial dot products over all possible bit-sliced combinations. The corresponding equation for an M-bit weight and an N-bit activation vector is given in Eq. (1b) where operations are performed across bit-planes ($w_m$ and $a_n$).

\[
\vec{w} \cdot \vec{a} = \text{popcount}(\vec{w} \& \vec{a}) \tag{1a}
\]

\[
\vec{w} \cdot \vec{a} = \sum_{m=0}^{M-1} \sum_{n=0}^{N-1} (\text{popcount}(w_m \& a_n)) \ll (n + m) \tag{1b}
\]

This bit-serial approach is implemented within TVM for dense and convolution layers in \cite{[8]} and \cite{[9]} with an average speedup of 1.9× for a 2-bit ResNet18 network over an optimized FP32 baseline on the ARM Cortex-A53 CPU in the Raspberry Pi 3B. Riptide \cite{[13]} also uses the bit-serial kernels in TVM along with fusion, vectorization and tiling optimizations for binary networks to achieve considerable latency improvements over full-precision models on the Cortex-A53. Bitflow \cite{[17]} presents another bit-serial implementation of a binary VGG network for Intel CPUs that is even faster than the corresponding full-precision CNN tested on a high-performance GPU. There have also been initiatives in this space that are not based on the bit-serial method including ULPPACK \cite{[30]}, BiQGEMM \cite{[21]} and DeepGEMM \cite{[14]}.
Figure 1: Input weight and activation values are sliced into bitplanes and bitpacked within unsigned 8-bit integers enabling dot product calculation using bitwise operations.

3.2 Optimized bit-serial dot product

Eq. (1b) assumes a unipolar encoding scheme with unsigned values for both weights and activations. Recent works [11] [6] typically employ a hybrid unipolar-bipolar scheme with unipolar activations and bipolar (signed) weights producing quantized models with higher accuracy. The nn.bitserial_conv2d operator in TVM implements a convolution kernel for this hybrid scheme that calculates the bit-serial dot product as shown in Eq. (2), providing an open-source SOTA baseline for comparison with our work.

\[
\vec{w} \cdot \vec{a} = \sum_{m=0}^{M-1} \sum_{n=0}^{N-1} (\text{popcount}(\vec{w}_m & \vec{a}_n) - \text{popcount}(\vec{w}_m & \vec{a}_n)) << (n + m)
\]

Compared to the purely unipolar case in Eq. (1b), this version doubles the number of popcount instructions adding considerable latency to the dot product calculations. Moreover, the weights can not take on the value 0 since this bipolar scheme distributes the quantization levels around 0. For example, in the case of 2 bits, each weight value will lie in the discrete set {-2, -1, 0, 1}. Such a representation introduces error when quantizing zero values, which is particularly harmful for common operations such as zero-padding and ReLU [24].

To address these drawbacks, we propose a novel bit-serial computation method in Eq. (3) for the hybrid scheme. Our approach reduces the number of popcount operations per dot product to one. It also requires the same number of overall instructions as the unipolar variant except for the most significant weight bit which has a slight overhead due to a constant multiplication. Our scheme also enables zero mapping of the signed weight values. For instance, 2-bit weights now fall in the set {-2, -1, 0, 1} providing compatibility with high accuracy quantization techniques such as LSQ that require zero mapping for the weights. This bit-serial dot product is the building block of our bit-serial convolution operator dlrt_bitserial_conv2d. With optimizations in kernel and data vectorization, loop reordering, and parallelization, dlrt_bitserial_conv2d achieves substantial performance uplifts over TVM’s nn.bitserial_conv2d as shown in Fig. 2.

\[
\vec{w} \cdot \vec{a} = \begin{cases} 
-1 \times \sum_{n=0}^{N-1} (\text{popcount}(\vec{w}_M & \vec{a}_n)) << (n + m), & \text{if } m = M - 1 \\
\sum_{m=0}^{M-1} \sum_{n=0}^{N-1} (\text{popcount}(\vec{w}_m & \vec{a}_n)) << (n + m), & \text{otherwise}
\end{cases}
\]

As opposed to the nn.bitserial_conv2d kernel that is only defined for ARMv7,
we implement both 32-bit and 64-bit \texttt{dlrt_bitserial_conv2d} kernels enabling deployment on a broader range of 32-bit ARMv7 and 64-bit ARMv8 platforms.

4 DeepliteRT

Machine learning frameworks used for ultra low-precision QAT such as PyTorch [25] and TensorFlow [1] produce quantized models with extra operators relative to the full-precision network to handle the quantization and dequantization of model weights and activations. Assuming uniform quantization, these operators including addition, subtraction, division, multiplication, clipping and rounding are generally used to convert the floating-point data to integer before quantized layers and integer data back to floating-point after quantized layers. Inference engines such as ONNX Runtime [10] offer native support for these operators as they act on standard data types (FP32, INT16, INT8, etc.). However, quantized nodes such as convolution and dense layers are typically fake-quantized during QAT, restricting the weights and activations to a discrete set but still storing them in FP32. To realize ultra low-bit deployment on target hardware, custom operators and attributes for these layers have to be added by the ML framework which need to be then parsed and lowered to corresponding low-level kernels by the inference engine. These modifications in the ML and runtime frameworks require some level of expertise in both training and inference domains. Moreover, the changes made for one ML framework are not portable to a different framework, making quantized ultra low-bit model deployment inaccessible to most practitioners.

DeepliteRT is an inference solution that defines custom compiler passes in the TVM machine learning compiler to transform fake-quantized models into compact ultra low-precision networks. ML practitioners can perform QAT in any framework of choice and simply compile the resulting fake-quantized model with DeepliteRT for easy deployment on ARM-based targets with TVM runtime. DeepliteRT includes our optimized bit-serial convolution operator detailed in Section 3.2. It also supports mixed precision deployment allowing quantization-sensitive layers to be kept at higher precision and insensitive layers at ultra low-precision. With high-level APIs in both Python and C++, DeepliteRT can be easily integrated in applications on edge devices for quantized model compilation, tuning and inference.
Figure 3: DeepliteRT converts fake-quantized convolution layers from models in different formats to optimized ultra low-bit convolution operators through a series of compiler passes. The passes replace `nn.conv2d` with `dlrt_bitserial_conv2d`, bitpack the weights in ultra low-bit, and cast and transform the layouts of data as required. The resulting compiled model can be deployed on ARMv7 and ARMv8 CPUs via TVM runtime.

### 4.1 Compiler passes

`nn.conv2d` is the operator for 2D convolution in TVM’s Relay IR. Convolution layers from models trained with different ML frameworks are internally converted into `nn.conv2d` by the appropriate frontend. For instance, `tf.nn.conv2d` from a TensorFlow model, `torch.nn.Conv2d` from a PyTorch model and `Conv` from an ONNX model are all translated to `nn.conv2d`. We define a sequence of compiler passes in DeepliteRT to convert a fake quantized convolution layer represented by `nn.conv2d` in Relay IR into our optimized bit-serial convolution operator `dlrt_bitserial_conv2d` as shown in Fig. 3.

**convert_conv2d_bitserial:** This custom pass converts `nn.conv2d` nodes for quantized layers into `dlrt_bitserial_conv2d` nodes in the IR. It also casts the input weights and activations into integer and the resulting convolution output back to floating-point.

**transform_layout:** This pass is invoked to change the layout for activations to NHWC and the layout for weights to HWIO as required by the low-level `dlrt_bitserial_conv2d` kernel. The transformation is only performed if the activations and/or weights are not already in the required layouts.

**bitpack_weights:** This custom pass adds `nn.bitpack` operators in the Relay IR for the bitpacking of weights during compilation prior to bit-serial convolution. The bitpacking of activations is handled by the `dlrt_bitserial_conv2d` operator during inference since the activation values are not available offline.

**fold_constant:** This pass is used to perform all the computations on weights during compilation as they are compile-time constants. The result of casting the weights to integer, transforming their layout and bitpacking them is then simply passed as a constant to the `dlrt_bitserial_conv2d` operator.
Table 2: End-to-end latencies (ms) and speedups of DeepliteRT 2A2W over TVM FP32, ONNX Runtime INT8 and TVM bit-serial 2A2W baselines.

<table>
<thead>
<tr>
<th>Model</th>
<th>Raspberry Pi 4B - 32-bit ARMv7</th>
<th>Raspberry Pi 4B - 64-bit ARMv8</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FP32</td>
<td>INT8</td>
</tr>
<tr>
<td>ResNet18</td>
<td>149.29</td>
<td>145.44</td>
</tr>
<tr>
<td>ResNet50</td>
<td>433.19</td>
<td>326.49</td>
</tr>
<tr>
<td>ResNet101</td>
<td>-</td>
<td>558.47</td>
</tr>
<tr>
<td>VGG19</td>
<td>-</td>
<td>1399</td>
</tr>
<tr>
<td>InceptionV3</td>
<td>312.82</td>
<td>245.16</td>
</tr>
<tr>
<td>DenseNet121</td>
<td>387.98</td>
<td>589.03</td>
</tr>
</tbody>
</table>

| VGG16-SSD300| 1671  | 2310  | 1780  | 1190        | 1547  | 1462  | 1631  | 1060        |
| YOLOv5s     | 219.72| 197.27| 135.64| 119.32      | 169.93| 113.5 | 130.03| 97.49       |

Average speedup | 1.89× | 1.91× | 1.58× | 1.54×        | 1.20× | 1.56× |
Minimum speedup  | 1.40× | 1.49× | 1.17× | 1.32×        | 0.92× | 1.19× |
Maximum speedup  | 2.20× | 2.33× | 2.17× | 1.71×        | 1.45× | 2.07× |

4.2 Mixed precision support

In the default case, DeepliteRT converts all convolution layers except the first to bit-serial operators using the specified bit-width. However, quantizing all the layers to ultra low-bit can result in severe accuracy degradation. This can be countered with mixed precision quantization by choosing different precisions across layers using methods such as HAWQ-V3 [31] for accuracy preservation. DeepliteRT provides mixed precision inference by accepting a configuration file as input that specifies the quantization parameters per layer including activation bit-width, weight bit-width and encoding scheme. This per-layer information is passed to the convert_conv2d_bitserial pass to selectively offload convolution layers to ultra low-bit with the provided bit-widths and keep other layers in full-precision as required.

5 Evaluation

We evaluate classification and detection models on a Raspberry Pi 4B (4×ARM Cortex-A72@1.8GHz) device with 32-bit and 64-bit operating systems to enable ARMv7 and ARMv8 execution. We select TVM FP32 for the full-precision baseline as it significantly outperformed FP32 kernels in ONNX Runtime and TensorFlow Lite [16] in our experiments. TVM does not offer an optimized INT8 operator so we choose ONNX Runtime for INT8 experiments due to its high performance 8-bit kernels. Finally, we use the TVM 2A2W configuration based on the nn.bitserial_conv2d operator for ultra low-bit experiments; we also port this operator to ARMv8 to establish the 64-bit 2A2W baseline. All models deployed with TVM and DeepliteRT were tuned using AutoTVM [3] with 1500 trials.

5.1 End-to-end performance

Table 2 reports the end-to-end latencies and speedups for classification and detection models. The average, minimum and maximum numbers represent the speedups realized with DeepliteRT over the TVM FP32, ONNX Runtime INT8 or TVM 2A2W results in the same column. Some results for ResNet101 and VGG19 at FP32 are missing in the table as the device runs out of memory when loading full-precision model parameters. Interestingly, even though the TVM 2A2W configuration offers similar level of performance in 32-bit and 64-bit modes, it does not remain competitive in the latter case due to substantial performance
uplifts for the FP32 and INT8 baselines with the ARMv8 ISA. In contrast, DeepliteRT offers leading performance for both ARMv7 and ARMv8 targets. On average, DeepliteRT realizes speedups of $1.89 \times$, $1.91 \times$ and $1.58 \times$ in 32-bit mode and $1.54 \times$, $1.20 \times$ and $1.56 \times$ in 64-bit mode over TVM FP32, ONNX Runtime INT8 and TVM 2A2W, respectively.

Table 3: DeepliteRT latency (ms) on ResNet50 with mixed precision configurations.

<table>
<thead>
<tr>
<th></th>
<th>52 FP32</th>
<th>26 FP32 + 26 2A2W</th>
<th>52 2A2W</th>
<th>26 2A2W + 26 1A2W</th>
<th>52 1A2W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Execution Time (ms)</td>
<td>433.19</td>
<td>314.69</td>
<td>196.79</td>
<td>180.37</td>
<td>134.26</td>
</tr>
</tbody>
</table>

### 5.2 Model accuracy and mixed precision

SOTA for ultra low-bit quantization has progressed at a rapid pace as shown in Table 1. We study the accuracy-performance tradeoff of ultra low-bit quantization using LSQ for a classification and detection model in Fig. 4. ResNet18 trained on the VWW dataset [7] only incurs accuracy drops of 0.86% and 2.09% relative to the FP32 baseline with performance uplifts of up to $2.12 \times$ and $3.19 \times$ at 2A2W and 1A2W, respectively. Similarly, VGG16-SSD300 [23] trained on the VOC dataset [12] only sees a 0.18 loss in mAP at 2A2W while realizing a speedup of up to $1.46 \times$. The minor accuracy dips, substantial latency improvements and huge savings in model size make ultra low-bit networks an ideal fit for edge deployment. Moreover, mixed precision inference with DeepliteRT enables practitioners to easily explore this tradeoff between accuracy and performance, as illustrated in Table 3 for ResNet50, by varying the number of layers in FP32, 2A2W and 1A2W. An appropriate quantization configuration can be chosen based on model accuracy and latency measurements from the target.

### 6 Conclusion

We present an end-to-end inference solution in DeepliteRT for ML framework-agnostic deployment of ultra low-bit quantized models on 32-bit ARMv7 and 64-bit ARMv8 platforms. It implements compiler passes for the automatic conversion of fake-quantized networks in full-precision to compact representations in ultra low-bit, eliminating the need for custom modifications in the training and runtime components to enable inference at ultra low-precision. Using high-performance bit-serial convolution kernels, DeepliteRT outperforms highly optimized floating-point, integer, and ultra low-bit baselines on image classification and object detection models by up to $2.20 \times$, $2.33 \times$ and $2.17 \times$, respectively.
References


